The report discusses the digital implementation of a PSK receiver including the carrier tracking loop, the bit synchronizer, and the data detection filter. Baseband models are derived for both the carrier reconstruction and bit synchronizer loops to aid in stability and noise analyses. Considerable attention is given to the effects of sampling rate and frequency quantization. A breadboard of the digital receiver was implemented and is discussed in detail. Experimental ...
Reports by Keyword(s)
(PHASE LOCKED SYSTEMS
