|
Abstract:
The increased complexity of electronic circuits and reduced component sizes has resulted in large numbers of Input/Output (I/O) interconnections for each module layer. However, the number of electrical interconnects that can be placed at module layer edges is limited. In addition, electrical interconnects are sensitive to external electromagnetic interference and interchannel electrical cross talk. In response to these issues, Physical Optics Corporation (POC) evaluated a new optical I/O 'pin' and pin grid array concept for two
| Limitations: |
APPROVED FOR PUBLIC RELEASE |
| Description: |
Final rept. Apr 95-Jan 96 |
| Pages: |
34 |
| Report Date: |
JAN 1996 |
| Contract Number: |
F29601-95-C-0097 |
| Report Number: |
B505112 |
|
|
|
|
|