Abstract: This thesis discusses VHDL modeling and simulation of a full custom Application Specific Integrated Circuit (ASIC) for a Digital Image Synthesizer (DIS). The DIS synthesizes the characteristic echo signature of a pre-selected target. It is mainly used against Inverse Synthetic Aperture Radars as an electronic counter measure. The VHDL description of the DIS architecture was exported from Tanner S-Edit, modified, and simulated in Aldec Active HDL(TM), Simulation results were compared with C++ and Matlab simulation results for verification. Main subcomponents, a single Range Bin Processor (RBP), a cascade of 4 RBP 5 and a cascade of 16 RBP 5 were tested and verified. The overhead control circuitry, including Self Test Circuitry and Phase Extractor, was tested separately. Finally, the overall DIS was tested and verified using the control circuitry and a cascade of 4 RBP 5 together, representing the actual 512 RBP 5. As a result of this research, the majority of the DIS was functionally tested and verified.
| Limitations: |
 APPROVED FOR PUBLIC RELEASE |
| Description: |
Master's thesis |
| Pages: |
164 |
| Report Date: |
JUN 2003 |
| Report Number: |
A416714 |
|
|
|
|
Keywords relating to this report:
